Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combined SHA2 and SHA3 based XMSS hardware accelerator

Combined SHA2 and SHA3 based XMSS hardware accelerator

US Patent 11917053 · Granted Feb 27, 2024

Estimated economic value: $28,450,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Security-guided adjustment of time-sync frequency in time synchronized networkin2025
Detecting clock synchronization attacks with pseudo-randomization of frames in t2025
Security certificate management and misbehavior vehicle reporting in vehicle-to-2025
Scheduled-based low-latency detection for desynchronization attacks2025
Quarantine control network in a 5G RAN for coordinated multi-layer resiliency of2025
Misbehavior processing in connected vehicle networks2025
Clock manager redundancy for time synchronized networks2025
Physics-aware detector for protocol spoofing attacks in time synchronized networ2025
Time recovery from attacks on delayed authentication2025
Side-channel resistant multiplicatively masked encryption engine with zero-value2025
Side-channel resistant multiplicatively masked encryption engine with zero-value2025
Occupancy grid map computation, V2X complementary sensing, and coordination of c2025