Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay-locked loop offset calibration and correction

Delay-locked loop offset calibration and correction

US Patent 11909404 · Granted Feb 20, 2024

Estimated economic value: $577,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-phase clock gating with phase selection2025
Read clock start and stop for synchronous memories2025
Techniques for generating subjective style comparison metrics for B-reps of 3D C2025
Read clock start and stop for synchronous memories2025
Flipped voltage follower low-dropout regulator with frequency compensation2025
Flipped voltage follower low-dropout regulator with frequency compensation2025
Techniques for generating UV-net representations of 3D CAD objects for machine l2025
Efficient and low power reference voltage mixing2025
Read clock start and stop for synchronous memories2025
Estimation of B0 inhomogeneities for improved acquisition and/or reconstruction 2025
Method and system for controlling and synchronizing the display of content on mu2024
Channel routing for simultaneous switching outputs2024