Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clocking architecture supporting multiple data rates and reference edge selection

Clocking architecture supporting multiple data rates and reference edge selection

US Patent 11900985 · Granted Feb 13, 2024

Estimated economic value: $13,793,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing a buck converter supporting automatic continuous conduction mode an2025
Constant-on-time power converter with adaptive interleaving2025
Clock buffer2024
Power management integrated circuit device having multiple initialization/power 2024
Methods and circuits for power management of a memory module2024
Circuits and methods for sample timing in correlated and uncorrelated signaling 2023
Circuits and methods for sample timing in correlated and uncorrelated signaling 2023
Receiver with improved noise immunity2023
Systems and methods for generating scalable personalized recommendations based o2023
Self-isolating output driver2023
Resource data configuration for media content access systems and methods2014
Resource data configuration for media content access systems and methods2011