Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Elimination of probability of bit errors in successive approximation register (SAR) analog-to-digital converter (ADC) logic

Elimination of probability of bit errors in successive approximation register (SAR) analog-to-digital converter (ADC) logic

US Patent 11888498 · Granted Jan 30, 2024

Estimated economic value: $448,174,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Internally calibrated analog-to-digital converter2025
Two-wire communication systems and applications2024
Communication systems with serial peripheral interface functionality2022
Two-wire communication systems and applications2022
Communication systems with serial peripheral interface functionality2021
GPIO-to-GPIO communication on a multi-node daisy-chained network2020
Two-wire communication systems and applications2020
Synchronous slave-to-slave communications2019
Dynamic hysteresis circuit2019
Two-wire communication systems and applications2019
Clock sustain in the absence of a reference clock in a communication system2019
Two-wire communication protocol engine2016