Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Time-interleaving sensing scheme for pseudo dual-port memory

Time-interleaving sensing scheme for pseudo dual-port memory

US Patent 11887660 · Granted Jan 30, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with built-in synchronous-write-through redundancy and associated test me2025
Integrated circuit with compact layout arrangement2025
Memory with fuse pins shared by multiple-type repairs2024
Time-interleaving sensing scheme for pseudo dual-port memory2023
Time-interleaving sensing scheme for pseudo dual-port memory2023
Sense amplifier2020
Data line control circuit using write-assist data line coupling and associated d2020
Sense amplifier2019
Pre-processing circuit with data-line DC immune clamping and associated method a2019
Dual-rail power equalizer2017
Dual-port subthreshold SRAM cell2013
Static random access memory cell and method of operating the same2013