Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Lateral transistors for selecting blocks in a three-dimensional memory array and methods for forming the same

Lateral transistors for selecting blocks in a three-dimensional memory array and methods for forming the same

US Patent 11882702 · Granted Jan 23, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device with laterally separated source select electrode2025
Select gate bias gradation structure in NAND memory2025
Sub-block separation in NAND memory through word line based selectors2025
Three-dimensional memory device containing a pillar contact between channel and 2024
Three-dimensional memory device containing self-aligned bit line contacts and me2024
Three-dimensional memory device with separated source-side lines and method of m2024
Three dimensional memory device containing truncated channels and method of oper2023
Lateral transistors for selecting blocks in a three-dimensional memory array and2023
Three-dimensional memory device and method of erasing thereof from a source side2022
On-pitch drain select level isolation structure for three-dimensional memory dev2022
Three-dimensional memory device with separated source-side lines and method of m2022
Three-dimensional memory devices containing structures for controlling gate-indu2021