Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymmetric bit errors in low-density parity-check codes for non-volatile memory devices

Asymmetric bit errors in low-density parity-check codes for non-volatile memory devices

US Patent 11881869 · Granted Jan 23, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tracking read voltages in memory devices using deep neural networks2025
In-nand read threshold voltage search system and method2025
Electronic equipment cover2025
Iron-nitride magnet by nitriding a porous structure2025
Analysis system for orthogonal access to and tagging of biomolecules in cellular2025
Display screen or portion thereof with transitional graphical user interface2025
Systems and methods for automated ultrasound image recording based on quality sc2025
Error correction based on asymmetric ratio2025
Error correction based on asymmetric ratio2025
Prepolymer with multiple functional groups for printing three-dimensional object2025
PV distribution variation detection and data reclaim policy2025
PV distribution variation detection and data reclaim policy2025