Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error detection and correction in memory

Error detection and correction in memory

US Patent 11868211 · Granted Jan 9, 2024

Estimated economic value: $10,439,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interleaved Reed-Solomon (IRS) with collaborative decoding2025
Decoder for burst correction read Solomon decoding for memory applications2025
Decoder for interleaved Reed-Solomon (IRS) with erasure/collaborative2025
Burst correction reed solomon decoding for memory applications2025
Iterative decoding technique for correcting DRAM device failures2025
Data correction scheme with reduced device overhead2025
Iterative decoder for correcting dram device failures2024
Triggering of stronger write pulses in a memory device based on prior read opera2024
Data protection and recovery2024
Memory device architecture using multiple physical cells per bit to improve read2024
Memory device architecture using multiple physical cells per bit to improve read2024
Generating patterns for memory threshold voltage difference2024