Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Three-dimensional semiconductor memory device with vertical channels in a connection region having a lower channel pattern contacting the substrate

US Patent 11864382 · Granted Jan 2, 2024

Assignee

Inventors

View full patent text on Google Patents →