Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decoder circuit including decoders with respective performance and power levels and decoding respective subsets of codewords of received data

Decoder circuit including decoders with respective performance and power levels and decoding respective subsets of codewords of received data

US Patent 11863204 · Granted Jan 2, 2024

Estimated economic value: $147,791,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decoding FEC codewords using LDPC codes defined by a parity check matrix which i2025
Decoding FEC codewords using LDPC codes defined by a parity check matrix which i2025
Decoding FEC codewords using LDPC codes defined by a parity check matrix which i2025
Probabilistic shaping techniques for high performance coherent optical transceiv2024
Probabilistic shaping techniques for high performance coherent optical transceiv2024
Probabilistic shaping techniques for high performance coherent optical transceiv2024
Probabilistic shaping techniques for high performance coherent optical transceiv2024
Optical receiver including constrained frequency-domain circuitry with adaptive 2024
Tap centerer method and structure for coherent optical receiver2024
Decoding fec codewords using ldpc codes define by a parity check matrix which is2023
Decoding fec codewords using ldpc codes define by a parity check matrix which is2023
Probabilistic shaping techniques for high performance coherent optical transceiv2023