Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Successive approximation register analog to digital converter with reduced data path latency

Successive approximation register analog to digital converter with reduced data path latency

US Patent 11863198 · Granted Jan 2, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pre-ceramic thermal barrier for gas turbine engine components2025
System and method for transition aware binary switching for digital-to-analog co2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
Method and system for injection locked divider with frequency calibration2025
Method and system for injection locked divider with frequency calibration2025
Visual localization method and apparatus2025
Identity authentication method and apparatus, device, chip, storage medium, and 2025
Synchronization of devices with a gapped reference clock2025
Integrated programmable gain amplifier (PGA) and protection circuit2025
Integrated programmable gain amplifier (PGA) and protection circuit2025
Identity authentication method and apparatus, device, chip, storage medium, and 2025