Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Allocation of memory by mapping registers referenced by different instances of a task to individual logical memories

Allocation of memory by mapping registers referenced by different instances of a task to individual logical memories

US Patent 11861220 · Granted Jan 2, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generation of a control stream for a tile2025
Processing fragments which have a shader-dependent property in a graphics proces2025
Allocation of resources to tasks2025
Tile assignment to processing cores within a graphics processing unit2025
Scheduling tasks in a processor2025
Scheduling tasks in a processor2025
Graphics processing units and methods for controlling rendering complexity using2024
Task merging2024
Computing systems and methods for processing graphics data using cost indication2024
Tile-based scheduling using per-tile hash values2024
Tile-based scheduling using per-tile hash values2024
Allocation of resources to tasks2024