Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Masked gate logic for resistance to power analysis

Masked gate logic for resistance to power analysis

US Patent 11861047 · Granted Jan 2, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-latency multi-key encryption and decryption engine and techniques2025
Protection of cryptographic substitution-permutation networks from fault injecti2025
Memory buffer devices with modal encryption2025
Generating a target data based on a function associated with a physical variatio2025
Protection of neural networks by obfuscation of neural network operations and ar2025
Protecting cryptographic keys stored in non-volatile memory2025
Authentication using an ephemeral asymmetric keypair2025
Protection of transformations by intermediate randomization in cryptographic ope2025
Application authentication and data encryption without stored pre-shared keys2025
Server-assisted pairing for wireless communications2025
Secure feature and key management in integrated circuits2024
Detecting for fraud and tampering at a payment terminal2024