Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing internal node loading in combination circuits

Reducing internal node loading in combination circuits

US Patent 11854970 · Granted Dec 26, 2023

Estimated economic value: $1,986,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device, method, layout, and system2025
Memory device, method, layout, and system2025
Memory device and method of operating the same2025
Semiconductor device2025
Memory device2025
Memory device2025
Scan synchronous-write-through testing architectures for a memory device2025
Semiconductor device2025
Bit line pre-charge circuit and method2025
Bit line pre-charge circuit and method2025
Semiconductor device including distributed write driving arrangement2025
Multi-stage bit line pre-charge2025