Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single instruction multiple data execution with variable size logical registers

Single instruction multiple data execution with variable size logical registers

US Patent 11853762 · Granted Dec 26, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Group thread dispatch for graph streaming processor2025
Cascading of graph streaming processors2024
Cascading of graph streaming processors2023
Configurable scheduler for graph processing on multi-processor computing systems2023
Configurable scheduler with pre-fetch and invalidate threads in a graph stream p2023
Reduction of a number of stages of a graph streaming processor2023
Iterating group sum of multiple accumulate operations2023
Iterating group sum of multiple accumulate operations2023
Accelerated operation of a graph streaming processor2023
Node topology employing command and data buffers for executing thread scheduling2023
Configurable scheduler with pre-fetch and invalidate threads in a graph stream p2022
Reducing operations of sum-of-multiply-accumulate (SOMAC) instructions2022