Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address translation cache with use of page size information to select an invalidation lookup mode, or use of leaf-and-intermediate exclusive range-specifying invalidation request, or use of invalidation request specifying single address and page size information

Address translation cache with use of page size information to select an invalidation lookup mode, or use of leaf-and-intermediate exclusive range-specifying invalidation request, or use of invalidation request specifying single address and page size information

US Patent 11853226 · Granted Dec 26, 2023

Estimated economic value: $15,081,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory synchronisation subsequent to a page table walk2025
Apparatus and method using plurality of physical address spaces2025
Technique for tracking modification of content of regions of memory2024
Apparatus and methods for setting indicator data to indicate whether a group of 2024
Command processing circuitry maintaining a linked list defining entries for one 2024
Controlling memory access in a data processing systems with multiple subsystems2024
Cache replacement control2024
Variable nesting control parameter for table structure providing access control 2024
Translation lookaside buffer invalidation2024
Memory management2023
Memory access transaction with security check indication2023
Insert operation2023