Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device decoder configurations

Memory device decoder configurations

US Patent 11848048 · Granted Dec 19, 2023

Estimated economic value: $18,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming conductive pipes between neighboring features, and integrated2025
Methods of forming conductive pipes between neighboring features, and integrated2025
Integrated assemblies having transistors configured for high-voltage application2025
Integrated assemblies having transistors configured for high-voltage application2025
Integrated assemblies having transistors configured for high-voltage application2025
Integrated assemblies having transistors configured for high-voltage application2025
System for predicting properties of structures, imager system, and related metho2025
Memory cell formation in three dimensional memory arrays using atomic layer depo2025
Memory array decoding and interconnects2025
Word line structures for three-dimensional memory arrays2025
Sparse piers for three-dimensional memory arrays2025
Dense piers for three-dimensional memory arrays2025