Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latent read disturb mitigation in memory devices

Latent read disturb mitigation in memory devices

US Patent 11847335 · Granted Dec 19, 2023

Estimated economic value: $18,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating slow read disturb in a memory sub-system2025
Program pulse modification2025
Dynamic block categorization to improve reliability and performance in memory su2025
Dynamic block categorization to improve reliability and performance in memory su2025
Dynamic block categorization to improve reliability and performance in memory su2025
Charge loss tracking through targeted bit count2025
Dynamic word line allocation in memory systems2025
Dynamic word line allocation in memory systems2025
Selectively programming retired wordlines of a memory device2025
Low power management for sleep mode operation of a memory device2025
Probabilistic data integrity scans using risk factor estimation2025
Low stress refresh erase in a memory device2025