Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of handling irregular MetaBlock wear leveling and UGSD boot time improvement

Method of handling irregular MetaBlock wear leveling and UGSD boot time improvement

US Patent 11842062 · Granted Dec 12, 2023

Estimated economic value: $45,171,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reclaim package cache for thermal throttling2025
Free space management in storage devices having non-uniform-sized memory blocks2025
Optimized SSD for game loading and rendering2025
Stream oriented writing for improving sequential write and read performance2024
Smart relocation scan optimization2024
Smart relocation scan optimization2024
Delayed thermal throttling and associated data routing techniques2024
Encoding-aware data routing2023
Storage system and method for using a queue monitor in a block allocation proces2023
Dynamic XOR bin mapping in memory devices2023
Non-volatile storage system with hybrid SLC wear leveling2023
Modified distribution of memory device states2023