Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory devices with ECC engine defect determination based on test syndrome, test parity, expected decoding status and received decoding status

Semiconductor memory devices with ECC engine defect determination based on test syndrome, test parity, expected decoding status and received decoding status

US Patent 11841763 · Granted Dec 12, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wearable electronic device comprising sensor and operation method thereof2025
Electronic device and method for identifying position relationship between displ2025
Electronic device for obtaining illuminance data using image sensor2025
Memory devices, operating methods of the memory devices, and test systems includ2025
Memory device and operation method thereof2025
Memory system, method of operating the same, and electronic system including the2025
Memory device and method including processor-in-memory with circular instruction2025
Memory device for reducing timing parameters and power consumption for internal 2025
Semiconductor memory device including an on-die ECC engine2025
Semiconductor memory device including a cyclic redundancy check engine and memor2025
Semiconductor memory device including a cyclic redundancy check engine and memor2025
Memory device, a controller for controlling the same, a memory system including 2025