Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for an ultra low power VLSI implementation of the 128-bit AES algorithm using a novel approach to the shiftrow transformation

Method and apparatus for an ultra low power VLSI implementation of the 128-bit AES algorithm using a novel approach to the shiftrow transformation

US Patent 11838403 · Granted Dec 5, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for an ultra low power VLSI implementation of the 128-bit A2025
Method and apparatus for an ultra low power VLSI implementation of the 128-bit A2025
Method and apparatus for discreet person identification on pocket-size offline m2024
Method and apparatus for defending against laser or other electromagnetic wave-b2024
AES/CRC engine based on resource shared galois field computation2021
Method and apparatus for reducing power and cycle requirement for FFT of ECG sig2019
Computer system with non-volatile write-protected memory based operating system 2012
Computer system with secure instantly available applications using non-volatile 2012
Method and apparatus for location of objects, and application to real time displ2004