Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Machine learning based parasitic estimation for an integrated circuit chip design

Machine learning based parasitic estimation for an integrated circuit chip design

US Patent 11836435 · Granted Dec 5, 2023

Estimated economic value: $70,386,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clustering for processing of circuit design data2015
Parasitic extraction for semiconductors2014
Method and apparatus for optimization of digital integrated circuits using detec2007
Method and apparatus for the analysis and optimization of variability in nanomet2006
Method and apparatus for calculation of crosstalk noise in integrated circuits2006
System and method for estimating capacitance of wires based on congestion inform2003