Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for a vector memory subsystem for use with a programmable mixed-radix DFT/IDFT processor

Methods and apparatus for a vector memory subsystem for use with a programmable mixed-radix DFT/IDFT processor

US Patent 11829322 · Granted Nov 28, 2023

Estimated economic value: $61,297,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for control channel detection in an uplink shared channel2025
Methods and apparatus for decoding received uplink transmissions using log-likel2025
Methods and apparatus for frequency offset estimation2025
Methods and apparatus for compressing data streams2025
Methods and apparatus for symbol-to-symbol multiplexing of control, data, and re2025
Methods and apparatus for symbol-to-symbol multiplexing of control, data, and re2025
Methods and apparatus for compressing data streams2025
Methods and apparatus for compressing data streams2025
Methods and apparatus for providing a demapping system with phase compensation t2025
Methods and apparatus for combining received uplink transmissions2025
Method and apparatus for providing an equalizer that achieves a given precision 2025
Methods and apparatus for job scheduling in a programmable mixed-radix DFT/IDFT 2025