Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing semiconductor device having reduced contact resistance between access transistors and conductive features

Method of manufacturing semiconductor device having reduced contact resistance between access transistors and conductive features

US Patent 11818876 · Granted Nov 14, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with a contact between a data storage device and a data processing device2025
Memory structure and method of forming thereof2025
Method for manufacturing a semiconductor memory2025
Semiconductor device having a shielding line for signal crosstalk suppression2025
Memory structure and method of forming thereof2024
Method of fabricating semiconductor structure2023
Method for preparing semiconductor device with T-shaped buried gate electrode2023
Method for manufacturing semiconductor structure with buried power line and buri2023
Method for preparing semiconductor structure having buried gate electrode with p2023
Method of forming semiconductor structure2022
Semiconductor structure and fabrication method thereof2022
Method for preparing transistor device2022