Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital-to-analog converter (DAC) architecture optimization

Digital-to-analog converter (DAC) architecture optimization

US Patent 11817873 · Granted Nov 14, 2023

Estimated economic value: $18,360,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Duty-cycle distortion (DCD) and bit-level inter-symbol interference (ISI) pre- c2025
Probabilistic constellation shaping of multi-dimensional symbols for improved to2025
Non-linear precoding for maximum likelihood sequence estimation (MLSE) receiver2025
Apparatuses and methods for facilitating joint precoding and probabilistic const2025
Apparatuses and methods for facilitating joint precoding and probabilistic const2025
Assessing operating conditions of a receiver in a communication network based on2025
Forward error correction coding using a tree structure2024
Digital-to-analog converter (DAC) distortion pre-compensation2024
Digital-to-analog converter (DAC) distortion pre-compensation2024
Digital-to-analog converter (DAC) distortion pre-compensation2024
Probabilistic constellation shaping of multi-dimensional symbols for improved to2023
Method and system for acknowledging presence in a context-aware environment2023