Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Noise reduction circuit for dual-mode image fusion architecture

Noise reduction circuit for dual-mode image fusion architecture

US Patent 11816858 · Granted Nov 14, 2023

Estimated economic value: $188,958,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scheduling method for charging multiple electric vehicles2025
Machine learning based noise reduction circuit2025
Demosaicing circuit for demosaicing quad bayer raw image data2025
Wafer shift detection2025
Circuit for combined down sampling and correction of image data2025
Structures and methods for processing a semiconductor substrate2025
Front-end scaler circuit for processing demosaiced image data2025
Linear transform of undistorted image for fusion2025
Methods and systems for improving fusion bonding2025
Auto-focus engine architecture for image signal processor2025
Systems and methods for reducing fixed pattern noise in image data2024
Pellicle frame with stress relief trenches2024