Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient inter-thread communication between hardware processing threads of a hardware multithreaded processor by selective aliasing of register blocks

Efficient inter-thread communication between hardware processing threads of a hardware multithreaded processor by selective aliasing of register blocks

US Patent 11816486 · Granted Nov 14, 2023

Estimated economic value: $30,272,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System on chip with pre-exemption interrupts for partition execution control2025
Data processing system having distrubuted registers2023
Freedom from interference for aggregated communication channel handling using ev2023
Selectable register file blocks for hardware threads of a multithreaded processo2023
Processor with smart cache in place of register file for providing operands2023
Wireless vehicular communications with channel allocation involving different pr2022
Wireless vehicular communications with dynamic-based relationships2021
Upright, early suppression fast response sprinkler2016
Residential sidewall fire sprinkler2015
Upright, early suppression fast response sprinkler2015
Low pressure, extended coverage, fire protection sprinkler2015
Low pressure, extended coverage, fire protection sprinkler2014