Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Increased read performance for implementations having multiple interface links

Increased read performance for implementations having multiple interface links

US Patent 11816046 · Granted Nov 14, 2023

Estimated economic value: $8,271,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage pool resizing to meet memory endurance targets2025
Water treatment device2025
Write and retire pages in QLC NAND blocks2025
Increased garbage collection granularity for non-volatile memory2025
Increased garbage collection granularity for non-volatile memory2025
Proactive data placement in high density storage by a hybrid non-volatile storag2024
Calibration of threshold voltage shift values2024
Throttling host writes in a host buffer to a storage device2024
Throttling host writes in a host buffer to a storage device2024
Detecting and managing under-program failures in non-volatile memory2024
Generating multi-plane reads to read pages on planes of a storage die for a page2024
Generating multi-plane reads to read pages on planes of a storage die for a page2024