Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bump bonding structure to mitigate space contamination for III-V dies and CMOS dies

Bump bonding structure to mitigate space contamination for III-V dies and CMOS dies

US Patent 11784460 · Granted Oct 10, 2023

Estimated economic value: $9,553,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High aspect ratio bosch deep etch2025
Double-sided stacked DTC structure2025
Bond pad structure coupled to multiple interconnect conductive\ structures throu2025
Semiconductor structure including source/drain regions at different levels withi2025
Boundary design for high-voltage integration on HKMG technology2025
Boundary design for high-voltage integration on HKMG technology2025
Techniques for vertical cavity surface emitting laser oxidation2025
Techniques for vertical cavity surface emitting laser oxidation2025
Integrated chip with a gate structure disposed within a trench2025
High voltage device with gate extensions2025
High voltage device with gate extensions2025
Fully-wet via patterning method in piezoelectric sensor2025