Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip testing architecture for display system

On-chip testing architecture for display system

US Patent 11783739 · Granted Oct 10, 2023

Estimated economic value: $182,572,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-pixel compensation for current droop and in-pixel compensation timing2025
In-pixel compensation for current droop and in-pixel compensation timing2025
Systems and methods for mitigating micro-LED failures2025
Method for quantitative evaluation of self-sealing property of organic-rich shal2025
Method for zero-wait dynamic frequency selection and apparatus using the same2025
Sensing circuit with enhanced dynamic range and accuracy2025
Sensing circuit with enhanced dynamic range and accuracy2025
Systems and methods for IR-independent pre-charge and inverter- based IR reducti2025
Display panel redundancy schemes2025
Display panel redundancy schemes2025
Foveated driving for power saving2025
Electrochemical biosensor array devices, systems, and methods for point-of-care 2024