Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient and low latency memory access scheduling

Efficient and low latency memory access scheduling

US Patent 11782640 · Granted Oct 10, 2023

Estimated economic value: $249,279,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient rank switching in multi-rank memory controller2025
Dynamic page state aware scheduling of read/write burst transactions2025
Dynamic page state aware scheduling of read/write burst transactions2025
Staging memory access requests2025
Staging memory access requests2025
Performance of bank refresh2024
Memory controller with hybrid DRAM/persistent memory channel arbitration2024
Memory controller with hybrid DRAM/persistent memory channel arbitration2024
Mechanism to efficiently rinse memory-side cache of dirty data2024
Region based directory scheme to adapt to large cache sizes2023
Efficient and low latency memory access scheduling2023
Efficient and low latency memory access scheduling2023