Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing semiconductor memory having reduced interference between bit lines and word lines

Method for manufacturing semiconductor memory having reduced interference between bit lines and word lines

US Patent 11769688 · Granted Sep 26, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for connecting an electronic device, e.g. a smart speaker, to a target wi2025
Apparatus, system, and method for calibrating beamforming antennas to achieve op2025
Adaptive antenna tuning system2025
Low band antenna architecture with aperture and impedance tuning2025
Parallel dataflow routing scheme systems and methods2025
Routing scheme for heterogeneous interconnected-chip networks using distributed 2025
Wide-band antenna with parasitic element2025
Neural processing unit synchronization systems and methods2025
Facilitating management and storage of configurations2025
Antennas for artificial reality systems2025
Efficient and more advanced implementation of ring-allreduce algorithm for distr2024
Electronic devices with distributed slot antenna structures2024