Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of reducing program disturb by array source coupling in 3D NAND memory devices

Methods of reducing program disturb by array source coupling in 3D NAND memory devices

US Patent 11769559 · Granted Sep 26, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device, memory system, and method for data calculation with the memory de2025
Data preprocessing (DPP) pattern supporting both normal program and early cache 2025
Three dimensional semiconductor memory structure2025
Operating method for a memory, a memory, and a memory system to improve programm2025
Memory device and operating method thereof2025
Memory device and program operation thereof2025
Page buffer supporting different bit line forcing operations using a dynamic lat2025
Memory device, memory system, and method of operating the same2025
Memory device, memory system, and method of operating the same2024
Memory device2024
Data preprocessing (DPP) pattern supporting both normal program and early cache 2024
Architecture and method for NAND memory programming2024