Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error correcting codes for multi-master memory controller

Error correcting codes for multi-master memory controller

US Patent 11768733 · Granted Sep 26, 2023

Estimated economic value: $35,904,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pipelined read-modify-write operations in cache memory2025
Write control for read-modify-write operations in cache memory2025
Controller with caching and non-caching modes2025
Exposing valid byte lanes as vector predicates to CPU2025
Handling non-correctable errors2025
Handling non-correctable errors2025
Multi-level cache security2025
Multi-level cache security2025
Hardware coherence for memory controller2025
Hardware coherence for memory controller2025
Prefetch management in a hierarchical cache system2025
Prefetch management in a hierarchical cache system2025