Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Handling of single-copy-atomic load/store instruction with a memory access request shared by micro-operations

Handling of single-copy-atomic load/store instruction with a memory access request shared by micro-operations

US Patent 11748101 · Granted Sep 5, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Allocation of store buffer entries2025
Order enforcement for delegable memory accesses2025
Register mapping to map architectural registers to corresponding physical regist2025
Cracking instructions into a plurality of micro-operations2025
Controlling use of data determined by a resolve-pending speculative operation2024
Register freeing latency2024
Apparatus and method for predicting source operand values and optimized processi2023
Cache eviction control for a private cache in an out-of-order data processing ap2023
Memory address translation2023
Task dispatch2023
Speculative side-channel hint instruction2022
Tracking speculative data caching2022