Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Packaged integrated device having memory buffer integrated circuit asymmetrically positioned on substrate

Packaged integrated device having memory buffer integrated circuit asymmetrically positioned on substrate

US Patent 11742277 · Granted Aug 29, 2023

Estimated economic value: $19,060,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signal skew in source-synchronous system2025
Signal skew in source-synchronous system2025
Crosstalk cancelation structures having metal layers between signal lines semico2025
Crosstalk cancelation structures having metal layers between signal lines semico2025
Data-buffer controller/control-signal redriver2025
Packaged integrated device with memory buffer integrated circuit die and memory 2024
Packaged integrated device with memory buffer integrated circuit die and memory 2024
Packaged integrated device with memory buffer integrated circuit die and memory 2024
Packaged integrated device with memory buffer integrated circuit die and memory 2024
Signal skew in source-synchronous system2024
Signal skew in source-synchronous system2024
Multi-die memory device2024