Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Local isolation of source/drain for reducing parasitic capacitance in vertical field effect transistors

Local isolation of source/drain for reducing parasitic capacitance in vertical field effect transistors

US Patent 11742246 · Granted Aug 29, 2023

Estimated economic value: $6,011,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked cascode bipolar junction transistor (BJT) pair sensor2025
Stacked complementary field effect transistors2025
Power distribution network with backside power rail2025
Tunnel field effect transistor devices2025
Forksheet transistor with dual depth late cell boundary cut2025
Hybrid stacked field effect transistors2025
Gate induced drain leakage reduction in FinFETs2025
Vertical field effect transistor with minimal contact to gate erosion2025
Vertical field effect transistor with minimal contact to gate erosion2025
Textured cobalt aluminum/magnesium-aluminum-oxide pedestal for memory devices2025
Semiconductor device with void under source/drain region for backside contact2025
Epi growth uniformity with source/drain placeholder2025