Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Noise reduction during parallel plane access in a multi-plane memory device

Noise reduction during parallel plane access in a multi-plane memory device

US Patent 11735272 · Granted Aug 22, 2023

Estimated economic value: $9,108,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge loss compensation during read operations in a memory device2025
Block or page lock features in serial interface memory2025
Apparatuses including multiple read modes and methods for same2025
Systems and methods involving hardware-based reset of unresponsive memory device2025
Arrays of memory cells including pairs of memory cells having respective charge 2025
Extracting the resistor-capacitor time constant of an electronic circuit line2025
Charge loss compensation during read operations in a memory device2024
Apparatuses including multiple read modes and methods for same2024
Defect detection during program verify in a memory sub-system2024
Apparatuses and methods for concurrently accessing different memory planes of a 2024
Block or page lock features in serial interface memory2024
Charge loss detection using a multiple sampling scheme2024