Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer trust via location locked circuit layout with measurable integrity

Wafer trust via location locked circuit layout with measurable integrity

US Patent 11728328 · Granted Aug 15, 2023

Estimated economic value: $40,133,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer trust via location locked circuit layout with measurable integrity2022
Configuration based cryptographic key generation2020
Wafer trust via location locked circuit layout with measurable integrity2020
Circuit packages including modules that include at least one integrated circuit2019
Encryption using entropy-based key derivation2018
Integrated circuit stack including a patterned array of electrically conductive 2018
Integrated circuit stack2018
Stacking arrangement for integration of multiple integrated circuits2017
Integrated circuit stack including a patterned array of electrically conductive 2017
Spread spectrum clock generation using a tapped delay line and entropy injection2016
Physics-based authentication2016
Systems and methods for a wafer scale atomic clock2016