Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Complementary MOS FETS vertically arranged and including multiple dielectric layers surrounding the MOS FETS

Complementary MOS FETS vertically arranged and including multiple dielectric layers surrounding the MOS FETS

US Patent 11728222 · Granted Aug 15, 2023

Estimated economic value: $5,717,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated chip having a buried power rail2025
Vertically stacked FeFETs with common channel2025
Semiconductor device including back side power supply circuit2025
Semiconductor device including first and second transistor channels2025
Semiconductor structure and manufacturing method thereof2025
Ferroelectric device and wave computing device2025
Access transistor including a metal oxide barrier layer and methods for forming 2025
Protrusion field-effect transistor and methods of making the same2025
Memory array structure2025
Germanium tin oxide-containing semiconductor device and methods for forming the 2025
Semiconductor structure and method of forming the same2025
Semiconductor device having fin structures with unequal channel heights and manu2025