Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient reset and evaluation operation of multiplying bit-cells for in-memory computing

Efficient reset and evaluation operation of multiplying bit-cells for in-memory computing

US Patent 11714749 · Granted Aug 1, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Passive backscattering beamformer based on large-area electronics2025
Semiconductor device2025
Analog switched-capacitor neural network2024
Target keyword selection2024
Backlight unit using semiconductor light-emitting element2024
Apparatus and method fabricating semiconductor device2024
Configurable in memory computing engine, platform, bit cells and layouts therefo2024
Polyethylene and chlorinated polyethylene thereof2023
Configurable in memory computing engine, platform, bit cells and layouts therefo2023
Polyethylene and chlorinated polyethylene thereof2023
Substrate processing apparatus2023