Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-stage memory device performance notification

Multi-stage memory device performance notification

US Patent 11709617 · Granted Jul 25, 2023

Estimated economic value: $13,773,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heat exchanger2025
Out-of-order programming of first wordline in a physical unit of a memory device2025
Techniques for enhanced system performance after retention loss2025
Topology-based retirement in a memory system2025
Data compression for mapping tables2025
Techniques for retiring blocks of a memory system2025
Suspension during a multi-plane write procedure2025
Enhanced data reliability in multi-level memory cells2025
Multiple memory block erase operation2025
Virtual indexing in a memory device2025
Memory system with selectively interfaceable memory subsystem2025
Cache block budgeting techniques2024