Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory devices having a plurality of NAND strings located between a substrate and a single crystalline silicon layer

Three-dimensional memory devices having a plurality of NAND strings located between a substrate and a single crystalline silicon layer

US Patent 11699657 · Granted Jul 11, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory devices and fabricating methods thereof2025
Magnetic tunnel junction structures and related methods2025
Multiphase particle, manufacturing process and use thereof2025
Memory having a continuous channel2025
Signal lines in memory devices and methods for forming the same2025
Embedded MRAM fabrication process for ion beam etching with protection by top el2025
Method and structure for improved memory integrity at array boundaries2025
Embedded pad structures of three-dimensional memory devices and fabrication meth2025
Method and system for providing alternative result for an online search previous2025
Integrated structures2024
Through array contact structure of three-dimensional memory device2024
Methods for forming ferroelectric memory devices2024