Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency offset in pre-clock tree synthesis modeling

Latency offset in pre-clock tree synthesis modeling

US Patent 11681842 · Granted Jun 20, 2023

Estimated economic value: $184,412,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Endpoint path margin based integrated circuit design using sub-critical timing p2023
Providing guidance to an equivalence checker when a design contains retimed regi2020
Process for total synthesis of venlafaxine2016
Asymmetric synthesis of (−)-venlafaxine using organocatalyst2016
System and method for reducing wire delay or congestion during synthesis of hard2006
System and method for creating systolic solvers2006
Reconfigurable computing architecture for providing pipelined data paths2000