Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to facilitate low latency fault mitigation, QoS management and debug of a processing pipeline

Method and apparatus to facilitate low latency fault mitigation, QoS management and debug of a processing pipeline

US Patent 11681598 · Granted Jun 20, 2023

Estimated economic value: $40,405,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory allocation for microcontroller execution2025
Methods and apparatus for selective encryption of execute in place (XIP) data2025
Method and apparatus for processing RGB-infrared (RGB-IR) sensor data2025
Flexible hub for handling multi-sensor data2025
Methods, apparatus, and articles of manufacture to interleave data accesses for 2025
Dynamic power gating using deterministic interconnect2025
Safe, secure, virtualized, domain specific hardware accelerator2025
Safe, secure, virtualized, domain specific hardware accelerator2025
Memory sharing for machine learning processing2025
Memory sharing for machine learning processing2025
Below vehicle rendering for surround view systems2025
Communication interface with calibrating delay circuit2025