Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing power for memory subsystem and having latency for power delivery network

Reducing power for memory subsystem and having latency for power delivery network

US Patent 11681446 · Granted Jun 20, 2023

Estimated economic value: $16,908,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rate adjustments for a memory interface2025
System and method for detecting proximity between objects2025
System and method for classification of objects by a body taper detection2025
System and method for searching position of a geographical data point in three-d2025
System and method for transposition of a detected object and its tracking to a d2024
Dynamic logical page sizes for memory devices2024
Dynamic logical page sizes for memory devices2024
Memory array with programmable number of filters2024
Performance in a fragmented memory system2024
Write buffer extensions for storage interface controllers2024
Write buffer extensions for storage interface controllers2024
Dynamically gated search lines for low-power multi-stage content addressable mem2024