Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Metrology targets for high topography semiconductor stacks

Metrology targets for high topography semiconductor stacks

US Patent 11676909 · Granted Jun 13, 2023

Estimated economic value: $111,390,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inter-step feedforward process control in the manufacture of semiconductor devic2025
3D profilometry with a Linnik interferometer2025
Gated imaging apparatus, system and method2024
Optical metrology utilizing short-wave infrared wavelengths2024
Optical metrology utilizing short-wave infrared wavelengths2024
Targets for diffraction-based overlay error metrology2024
Overlay mark design for electron beam overlay2024
Overlay mark design for electron beam overlay2024
Scanning overlay metrology using overlay targets having multiple spatial frequen2023
Multi-resolution overlay metrology targets2023
Multi-resolution overlay metrology targets2023
Overlay design for electron beam and scatterometry overlay measurements2023