Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for combining low-mantissa units to achieve and exceed FP64 emulation of matrix multiplication

Systems and methods for combining low-mantissa units to achieve and exceed FP64 emulation of matrix multiplication

US Patent 11669586 · Granted Jun 6, 2023

Estimated economic value: $21,341,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Instructions to convert from FP16 to BF82025
Instructions for structured-sparse tile matrix FMA2025
Matrix transpose and multiply2025
BFLOAT16 scale and/or reduce instructions2025
Instructions to convert from FP16 to BF82025
Apparatuses, methods, and systems for instructions for matrix multiplication ins2025
Computer processor for higher precision computations using a mixed-precision dec2025
Computer processor for higher precision computations using a mixed-precision dec2025
Systems, methods, and apparatuses for dot production operations2025
Optimized compute hardware for machine learning operations2025
Systems and methods for performing 16-bit floating-point matrix dot product inst2025