Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency reduction in analog-to-digital converter-based receiver circuits

Latency reduction in analog-to-digital converter-based receiver circuits

US Patent 11658671 · Granted May 23, 2023

Estimated economic value: $278,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-speed signaling systems with adaptable pre-emphasis and equalization2025
Interface with variable data rate2025
Feedforward cancellation circuit2025
High output impedance current mirror circuit2025
Edge based partial response equalization2025
High-speed signaling systems and methods with adaptable, continuous-time equaliz2025
Integration of analog circuits inside digital blocks2025
Receiver with feed forward equalization2025
Hybrid serial receiver circuit2025
Hybrid serial receiver circuit2025
Hybrid serial receiver circuit2025
Serial data receiver with even/odd mismatch compensation2025