Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of noise in output clock due to unequal successive time periods of a reference clock in a fractional-N phase locked loop

Reduction of noise in output clock due to unequal successive time periods of a reference clock in a fractional-N phase locked loop

US Patent 11658667 · Granted May 23, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inter-PLL communication in a multi-PLL environment2025
Inter-PLL communication in a multi-PLL environment2025
Counter design for a time-to-digital converter (TDC)2025
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Preventing reverse-current flow when an integrated circuit operates using power 2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Fast switching of output frequency of a phase locked loop (PLL)2024
Fast switching of output frequency of a phase locked loop (PLL)2024
Fractional sampling-rate converter to generate output samples at a higher rate f2023
Fractional sampling-rate converter to generate output samples at a higher rate f2023
Time-to-digital converter (TDC) to operate with input clock signals with jitter2023
Reducing noise contribution in compensating for unequal successive time periods 2023